Sequential Equivalence Verification

Benchmark Collection

BCD_uiuc

Description: Algorithm of converting a number in Binary Coded Decimal (BCD) format to binary code and gray code format.

Overview Picture:

byte_mixcolum

Description: Algorithm of Mixcolumns transformation for a byte in AES.

Overview Picture:

directcontrol

Description: Algorithm of controlling transmitter using sequential Finite State Machine in a USBHostSlave core.

Overview Picture:

fft_flpt

Desription: Algorithm of a synchronous fast fourier transformation.

Overview Picture:

fir_rtl

Desription: Algorithm of a FIR filter.

Overview Picture:

hostSlaveMuxBI

Description: Algorithm of sharing a single SerialInterfaceEngine between Host controller and Slave controller using mux in a USBHostSlave core.

Overview Picture:

hostSlaveMux

Description: Algorithm of controlling the select line for hostSlaveMuxBI.

Overview Picture:

ia-32

Description: Algorithm of an instruction length decoder for Intel's IA-32 instruction set architecture.

Overview Picture:

key_gen

Description: Algorithm of generating a new key from the previous key in AES.

Overview Picture:

mixcolum

Description: Algorithm of mixcolumns stage implementation in AES.

Overview Picture:

usbTxWireArbiter

Description: Algorithm of processing TxByte and SIETx mux using an arbiter in a USBHostSlave core.

Overview Picture:

wb_master_model

Description: Algorithm of modeling the interaction with Slave controller in a USBHostSlave core.

Overview Picture:

word_mixcolum

Description: Algorithm of Mixcolumns transformation for a 16 bit word in AES.

Overview Picture:

Y86-DT

Desription: Algorithm of Y86 CPU.

Overview Picture:

bios_risc_cpu

Desription: System bios of RISC CPU.

Overview Picture:

control_risc_cpu

Desription: Instruction decode unit of RISC CPU.

Overview Picture:

dcache_risc_cpu

Desription: Data cache unit of RISC CPU.

Overview Picture:

exec_risc_cpu

Desription: Integer execution unit of RISC CPU.

Overview Picture:

fetch_risc_cpu

Desription: Instruction fetch unit of RISC CPU.

Overview Picture:

floating_risc_cpu

Desription: Floating point execution unit of RISC CPU.

Overview Picture:

icache_risc_cpu

Desription: Instruction cache unit of RISC CPU.

Overview Picture:

mmxu_risc_cpu

Desription: MMX-Like execution unit of RISC CPU.

Overview Picture:

paging_risc_cpu

Desription: Instruction paging unit of RISC CPU.

Overview Picture:

pic_risc_cpu

Desription: Programmable interrupt unit of RISC CPU.

Overview Picture:

registerfile_risc_cpu

Desription: Register file unit in RISC CPU.

Overview Picture: